



SEGA OF AMERICA, INC.  
Consumer Products Division

Rex Sabio  
242

# **32X Hardware Manual Supplement 2**

Doc # MAP-32-HW-SP2-072694

© 1994 SEGA. All Rights Reserved

### Limitations Concerning the SH2 Interrupt

Poor performance occurs in the SH2 concerning the following interrupts.

1. If an external interrupt (VRES, V, H, CMD, PWM) input is input in the acknowledge period for interrupt inputs, or external interrupt of lower levels, SH2 will not recognize the external interrupt.
2. When multiple interrupt inputs are entered, there may be branching to the interrupt process routine of a vector number that differs from the interrupt vector originally received. Nevertheless, an accurate value is entered in the SR mask level.

### Corrective Action

1. Corrective action is taken by controlling the free-run timer output of SH2 by software. The corrective process must be done within the external interrupt process routine. A pipeline operation must be discontinued to prevent the same interrupt from being duplicated.
2. The jump destination of all interrupts, internal and external, are set to the same address and can be avoided by jumping to the original jump destination through the SR value.

### Precautions

- a) The SR mask should be set to level 1; removal operation will not occur if set at 0.
- b) Interrupt of the SH2 internal peripheral module should use levels 2 ~ 5.
- c) With the I/O chip cut 2.5, operation is normal although no corrective action is taken since the trouble above is corrected, but because an unmodified chip is used in the initial version of the actual device, corrective action must be taken.

When clearing the external interrupt flag by the program, the pipeline operation must be considered in advance that the same interrupt is not applied again. When interrupt flag is cleared in relation to the I/O address, the next instruction is executed before the write operation is completed through the effect of the write buffer. In order to execute the next command after completing the write operation, and if write continues and read is performed from the same address, synchronization is completely done.

As Figure 1 shows, when returning from the interrupt process through RTE, a 1 cycle interval is required between the read command for synchronization and the RTE command. When changing SR value through the LDC command and allowing other interrupts to apply in multiples, a maximum 4 cycle interval is required in between synchronous command and LDC command, as shown in Figure 2.




Figure 1 Pipeline Operation When Returning by RTE




Figure 2 Pipeline Operation when Authorizing Interrupt by Change of SR



The pipeline operation must be considered in keeping the status interrupt from reoccurring (reapplying) when the interrupt factor is from the internal peripheral module. Two cycles are needed until the interrupt from the internal peripheral module is recognized by the CPU, and to transmit interrupt requests that no longer exist. When returning from the interrupt process through RTE, as shown in Figure 3, there is a 1 cycle margin until interrupt is received, even if the RTE command is executed immediately after the read command for synchronization. When authorizing the change of the SR value through the LDC command and other multiple interrupts, a minimum 2 cycle interval is required in between synchronous command and LDC command, as shown in Figure 4.



Figure 3. Pipeline Operation When Returning by RTE



Figure 4. Pipeline Operation when Authorizing Interrupt by Change of SR







initially

data:

```

none,
none, none, none, none, none,
perm0, perm0, can00, can00
fart, fart, vnt, vnt, vnt, vnt,

```

Register Interrupt  
 Level 1 - 0  
 Level 8 - 0  
 Level 10 - 10

Each and each level for external interrupt section should be the same address, as above

ignore

none

no  
 no

VRES interrupt

initial

none  
 no

data: 0, 0 (external, gtr)

V interrupt (low)

none  
 none

State/Port Change

none  
 none  
 none  
 none  
 none

no change  
 no change  
 no change

no  
 no

V interrupt

data

none  
 none

none  
 none

none  
 none

Interrupt block

none  
 none  
 none  
 none  
 none

External Interrupt (Interrupt Action)

none  
 none

V interrupt class

Other processes (5 clock or more required)

none  
 none  
 none

The above should be the same for H, CMG, PWM also